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Schottky barrier height enhancement on n-InGaAs is studied on structures with thin surface 
layers of different compositions. Counter-doped p+-InGaAs layers, as well as layers of n- and 
p-InP, n-GaAs, and n-InGaP of different thicknesses and dopant densities, respectively, were 
used to enhance the barrier. Titanium was used as a barrier metal to prepare Schottky diodes of 
different areas and the barrier height is analyzed by current-voltage measurements. It is observed 
that the barrier height enhancement by p+-InGaAs layers increases with the layer thickness and 
dopant density, respectively, and effective barrier heights up to 0.63-0.68 eV, i.e., higher values 
than previously reported, have been measured. The barrier height enhancement by 
counter-doped pf-InGaAs layers on n-InGaAs can be described by the two-carrier model. 
Schottky diodes with extremely low reverse current densities have been prepared, JR (1 V) 
==4SX 10m6 A/cm*. It is shown that lattice-matched InP surface layers can be used as an 
alternative to enhance the barrier height on n-InGaAs. The barrier height increases with the 
layer thickness up to #,=0.53-0.55 eV, i.e., up to values previously reported as barrier heights 
on thick n-InP. Additional barrier enhancement can be achieved by counter doping of the InP 
surface layer and barrier heights of 0.66 eV have been obtained by p-InP surface layers on 
n-InGaAs. On structures with barrier-enhanced n-GaAs layers, a remarkable decrease of the 
reverse current density is observed if the layer thickness is reduced to the critical layer thickness, 
but the barrier height is very low due to the small n-GaAs thickness. For structures with slightly 
lattice-mismatched n-InGaP layers (soap = 0; 11) measured barrier heights are similar to those 
for n-InP enhancement layers of the same thicknesses. 
I. INTRODUCTION 
Schottky barrier control is an important tool to study 
the properties of metal-semiconductor interfaces, as well as 
to optimize the preparation of barrier diodes and gates of 
field-et&t transistors (FET). The Schottky barrier height 
can be modified by a thin interfacial layer (semiconducting 
or insulating), which is intentionally incorporated between 
an active layer of the semiconductor and the barrier metal. 
In device physics the barrier-enhancement procedure is im- 
portant for application mainly on one of the most used 
materials for preparing novel electronic devices on III-V 
semiconductors, on the ternary solid solution 
Inc53G~.4,As (referred to only as InGaAs in the follow- 
ing). By deposition of metals such as Au, Al, Ti, or Nb, the 
Schottky barrier height on n-InGaAs is low, #8~O.2 eV.lm3 
This is in agreement with observed barrier heights of about 
0.55 eV onp-type InGaAs,4*5 since 4B(n) +$B(p) amounts 
to the gap energy E,=O.75 eV. On the other hand, unfor- 
tunately, barriers with 0.2 eV are not sufficient for good 
device operation. For this reason many attempts have been 
made to enhance the Schottky barrier on n-InGaAse-“’ A 
relatively convenient procedure is the preparation of thin 
counter-do ed 
n-InGaAs. tL 
p +-InGaAs surface layers on top of 
Another approach consists of the prepara- 
tion of an interfacial oxidelike layer between the n-InGaAs 
and the barrier metal.‘-” Effective barrier heights in the 
range from 0.38 to 0.54 eV are reported by utilizing these 
“)Permanent address: Institute of Electrical Engineering, Slovak 
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methods. Higher-band-gap materials such as lattice- 
matched InPI and InAlAs, and lattice-mismatched 
GaAs (Refs. 14 and 15) and AlGaAs (Refs. 16 and 17) 
were used to enhance the Schottky barrier on n-InGaAs 
FETs and metal-semiconductor-metal (MSM) photode- 
tectors, but unfortunately no data about the barrier heights 
are reported. Lattice-mismatched surface layers of InGaP 
were also used to enhance the barrier. The effective barrier 
height is $B==0.4 eV if the mole fraction of GaP in InGaP 
is x=0.49,” and $,=0.48-0.50 eV ifx=0.25.19 In most of 
the reported results concerning barrier enhancement on 
n-InGaAs, the prepared Schottky diodes unfortunately ex- 
hibit nonideal behavior (ideality factor n and reverse cur- 
rent densities JR are relatively high). Nearly ideal quasi- 
Schottky diodes or n-InGaAs (n = 1.1, JR = 10W4 A/cm2) 
with effective barrier heights enhanced by counter-doped 
layers up to 0.6 eV are described in our recent communi- 
cation.*’ 
The present paper reports a detailed study of Schottky 
barrier enhancement on n-type InGaAs. In order to inves- 
tigate the enhancement conditions at the metal-InGaAs 
interface we have grown thin surface interlayers of differ- 
ent compositions. Counter-doped p+-InGaAs layers, as 
well as lattice-mismatched n- and p-type InP, lattice- 
mismatched n-GaAs and n-InGaP layers, with different 
thicknesses and dopant densities, respectively, were grown 
by low-pressure metal-organic vapor-phase epitaxy 
(MOVPE). The electrical behavior of the prepared quasi- 
Schottky diodes is analyzed by means of current-voltage 
(I-Y) measurements at room temperature, as well as by 
1-V measurements at different temperatures (I-T). The 
2347 J. Appl. Phys. 72 (6), 15 September 1992 0021-8979/92/182347-09$04.00 @ 1992 American Institute of Physics 2347 
I Xm 
EF 
METAL SEMICONDUCTOR 
FIG. 1. Energy-band diagram of a metal n-type semiconductor contact 
with a counterdoped surface layer. 
Schottky barrier height #e, together with the ideality factor 
n, series resistance R, and reverse current density JR ( 1 V). 
are used as characteristic measures of the prepared devices. 
II. SCHOTTKY BARRIER ENHANCEMENT 
A. Enhancement by counter-doped surface layers 
The idea to modify the Schottky barrier height on 
semiconductors by band bending due to space charge in a 
thin surface layer has been known for a long time. In 1974 
Shannon showed that the Ni-silicon barriers can be en- 
hanced21 (or reduced”‘) using counter-doped (or isotype 
highly doped) ion-implanted layers by an amount in the 
range of O-O.25 eV. This method was later applied to other 
semiconductors, e.g., to CdS,W G~As,*~*~ InP,” and 
InGaAs.G*‘20 On n-G&is with the unmodified Schottky 
barrier height of &=0.8 eV reduced or enhanced barriers 
#s=&+A4s in the range from 0.49 to 1.24 eV were 
achieved.24 On n-InGaAs actually only enhanced barriers 
are needed since the preparation of ohmic contacts is not 
difficult.28 
There are three different theoretical approaches to 
Schottky barrier enhancement by counter-doped surface 
layers, all based on the solution of the Poisson’s equation 
under zero-bias conditions, but using different approxima- 
tions. The best-known model of Lubberts et al.,23 later 
specified by other authors,29-33 is based on the depletion 
approximation in highly doped surface layers. The increase 
of the Schottky barrier on n-type semiconductors (Fig. 1) 
with dopant density ND by a p-type surface layer with 
dopant density NA and thickness d, respectively, is de- 
scribed in simplified form34 as 
A&= (q/24 N,d2, (1) 
where 4 is the elementary charge and E,= e,.eo is the dielec- 
tric constant of the semiconductor. Equation ( 1) is valid if 
NA,ND and N,d>ND(w-d), where w is the depletion 
region thickness. These conditions are mostly fulfilled for 
experiments of Schottky barrier enhancement. However, 
from Eq. ( 1) it follows that barrier heights exceeding the 
band-gap energy should easily be obtained, e.g., with NA 
= 1 X 1Oi8 cme3 and d > 30 nm the barrier enhancement 
will be A#,>0.65 eV and then the barrier height (6B 
=&+A#B on n-InGaAs will be higher than 0.85 eV. On 
the other hand, such extremely high barrier enhancement 
by counter-doped surface layers was experimentally not 
confirmed. 
Roy and Daw35 have analyzed the barrier enhance- 
ment considering the presence of an inversion space-charge 
layer at the p/n interface, i.e., the existence of holes in the 
region x>d was included. According to this assumption, 
the Schottky barrier enhancement can be described by Eq. 
(1) with the difference that instead of the thickness d only 
the effective thickness (d-x,) must be used, where X, is 
the distance from the p/n interface toward the surface 
where the energy-band maximum is located (Fig. 1). An 
analytical expression for X, can unfortunately not be 
given, since one has to solve two coupled equations. How- 
ever, qualitatively one m ight infer that owing to the accu- 
mulated charge in the inversion layer the energy maximum 
X, shifts further from the p/n interface toward the surface 
with increasing p+-layer thickness. This is different from 
the depletion-layer model, where the energy maximum 
shifts with increasing p+-layer thickness in the opposite 
direction and is located very close to the p/n interface 
(therefore X, is neglected in this case). If one uses the 
effective thickness (d-x,), a saturation of the barrier 
height with increasing layer thickness or dopant density is 
predicted, but still unrealistically high barrier heights are 
obtained. According to the inversion-layer model, en- 
hanced barriers should vary with bias since X, is field de- 
pendent and the ideality factor n should increase with the 
pf-layer thickness.35 
Schwartz and Gualtieri36 have solved Poissson’s equa- 
tion numerically including both electron and hole carriers 
in metal-pf-n Schottky structures on InP, GaAs, and 
InGaAs. From their “two-carrier” model it follows that at 
low dopant densities or thicknesses of a pf-layer the bar- 
rier enhancement can be expressed by Eq. ( 1 ), but at 
higher values of N,4 or d the effective barrier height will 
saturate at the band-gap energy of the semiconductor, i.e., 
4B, Eg The dependence of the barrier enhancement on the 
p+-layer dopant density according to the two-carrier 
model in comparison with depletion and inversion models 
(as given in Ref. 36 for the case of n-InP) is shown in 
Fig. 2. 
Unfortunately, no published data exist with respect to 
an experimental verification of described models of 
Schottky barrier enhancement. Mostly, only one dopant 
density or one thickness of the surface layer was used in the 
experiments on InGaAs. Chen et aZ.6 and Kim and co- 
workers7 have used the MBE technique to grow thin highly 
doped p’-layers on n-InGaAs. In the former work, Be- 
doped layers with NA=8 X 1018 cmB3 and d=8 nm were 
grown and quasi-Schottky diodes with an effective barrier 
height of 0.47 eV were prepared. In the latter work, the 
barrier height of 0.52 eV was obtained on samples with 
NA= 1 x 1018 crns3 and d= 30 nm. Recently, we have re- 
ported quasi-Schottky diodes on n-InGaAs with pf-layer 
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FIG. 2. Barrier height enhancement on n-InP by a pf-InP surface layer 
according to the depletion model, the inversion model, and the two- 
carrier calculation, as given in Ref. 36. 
parameters similar to Kim and co-workers’ investigations 
(NA= 1.5 X 10” cmm3, d=30 nm) and with the barrier 
height of 0.6 eV.20 Our structures differed from Kim and 
co-workers’ in that we have grown an n+-InGaAs layer 
between the n+-InP substrate and n-InGaAs active layer 
to avoid the possible rectification at the InGaAs/InP in- 
terface. Eglash et aZ.24,2s have prepared a series of quasi- 
Schottky diodes on n-GaAs with enhanced barriers by p+ 
layers of different thicknesses up to 36 nm. They report 
good agreement between experimental values of enhanced 
barrier heights and theoretical ones calculated by the in- 
version model, but for a given dopant density iVLd= 1 X 1018 
cm -’ theps-layer thicknesses are in the range where the 
barrier enhancement AdB has the same values for all de- 
scribed models. Actually, Schwartz and co-workers27136 
were not able to compare experimentally obtained en- 
hanced barriers on n-InP with their model because of small 
p9 thicknesses produced by Zn diffusion. 
6. Enhancement by surface layers of different 
composition 
A well-known method to enhance the Schottky barrier 
height is by an insulating interfacial layer. The dependence 
of the Schottky barrier enhancement on the thickness of an 
insulating surface layer was described on the basis of a 
tunneling mode1.37 The barrier height according to this 
model is proportional to the layer thickness d, i.e., 
&=&+Dd, (2) 
where D is a material constant, depending on the electron 
effective mass in the semiconductor (in n-InGaAs D is 
about 1 X IO6 V/cm). Morgan and Frey9 have used a lo- 
nm-thick SiO, layer to enhance the barrier height on 
n-InGaAs up to 4,=0.49 eV. Similarly, Chan et al. lo and 
Licata et a1.38 have used a Cd-based organic complex as a 
thin dielectric layer on n-InGaAs; they could obtain en- 
hanced barriers with $B=0.52 eV. All these values are 
lower than those predicted by the tunneling model. How- 
ever, the application of dielectric interlayers to high-speed 
devices3’ might be accompanied by interface-state forma- 
tion and by possible degradation of the device perfor- 
mance. 
A modification of the Schottky barrier height is also 
possible by heteroepitaxial growth of a thin semiconduct- 
ing surface layer of different band gap on top of the 
n-InGaAs. The effective barrier height will be increased 
owing to the band-gap discontinuity if an isotype layer of 
higher Eg is used and/or by band bending produced by 
counter doping in this heterolayer. The barrier height en- 
hancement by higher-band-gap layers was first reported by 
Yang et aLm On n-GaAs they have used undoped lattice- 
matched liquid-phase epitaxy (LPE) and molecular-beam 
epitaxy (MBE) -grown n-AlGaAs layers of different com- 
positions and with thicknesses up to 70 nm; effective bar- 
rier heights up to 1.19 eV were obtained. Even if by LPE 
growth thin AlGaAs layers can be grown, e.g., under iso- 
thermal conditions,“’ such layers exhibit a compositional 
grading in the growth direction. Recently, barriers on 
GaAs enhanced by counter-doped Si layers (i.e., by lower- 
band-gap surface layers) were reportedsb2 
The theoretical description of Schottky barrier en- 
hancement by surface heterolayers is more complicated 
than that by simple counter-doped homolayers. Barrier en- 
hancement depends not only on the thickness and dopant 
density of the surface layer, but also on the band-gap dis- 
continuity at the heterointerface. Additionally, if a lattice- 
mismatched surface layer is used, the critical thickness for 
pseudomorphic growth’3*44 should be considered. Yang 
et a1,40 assumed that the Fermi level remains pinned at 
about $ of the direct band-gap energy of AlGaAs, i.e., for 
x < 0.45, 
4a=&+A&=%;. 
and for x > 0.45, 
(34 
~B=&.+A~B=+~-$, (3b) 
where EL and Ef are the direct and indirect band-gap 
energies of AlGaAs, respectively. However, in this assump- 
tion, the experimentally observed dependence of the barrier 
height on the AlGaAs thickness and doping density were 
not taken into account. On the other hand, some doubts 
about the Fermi-level pinning were recently published,4s 
which might modify the picture. 
One might expect that the barrier height on n-InGaAs 
enhanced by higher-band-gap surface layers should be pro- 
portional to the conduction-band discontinuity AE, at the 
heterointerface, 
(PB=&+AE, (4) 
Unfortunately, there is a wide spread in the published val- 
ues of AE, at the InP/InGaAs interface ranging from 0.24 
to 0.36 eV.46 There is also the question of how the thick- 
ness of a heterolayer will influence the barrier enhance- 
ment. Eizenberg et aI.47 have analyzed the metal-AlGaAs 
barriers prepared on n-GaAs and they have obtained a 
good correlation between the barrier height and the 
conduction-band discontinuity at the GaAs/AlGaAs inter- 
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quality of the thin surface layers was evaluated by scanning 
electron m icroscopy and x-ray diffractometry. 
n -1nGaAs <2x1d5 cme3 2wn 
n+ - InGaAs 3 x10’* cmm3 200 nm 
n+-InP 3 ~10’~ cmm3 300nm 
n+ - In P substrate 3 x lo’* cme3 
FIG. 3. Basic structure of InGaAs quasi-Schottky diodes used in the 
experiments. 
face for different AlGaAs compositions; but, this has only 
been observed on structures with a AlGaAs thickness of 
d=500 nm. 
Not enough data are available to evaluate published 
results of the barrier enhancement by higher-band-gap sur- 
face layers and, in some cases, layers with thicknesses ex- 
ceeding the critical layer thickness for pseudomorphic 
growth were used. 
111. EXPERIMENTAL PROCEDURES 
A. Structure preparation 
Multilayered structures with barrier-enhanced surface 
layers were grown on ( lOO)-oriented n+-InP substrates by 
conventional low-pressure MOVPE equipment using 
growth conditions that provide high-quality InGaAs lay- 
~IYS.~~ Basic structures consisted of the following layers 
(Fig. 3) : On an n f-InP substrate at tirst an n+-InP buffer 
layer was grown (3 x lo-‘* cmB3, 300 nm), then an 
n+-InGaAs layer (3x 1018 cmB3, 200 nm) to avoid possi- 
ble rectification at the n+-InP/n-InGaAs interface, fol- 
lowed by an active n-InGaAs layer ( < 2 X 1015 cms3, 2 
pm) and linally by a barrier-enhanced layer of different 
composition. To study the barrier enhancement by 
counter-doped surface layers, zinc-doped p+ -1nGaAs was 
used (about the low Zn diffusion in InGaAs see bellow) 
with different doping levels, NA= ( 1.5-8) x 10” cme3, and 
different thicknesses, d= 8-80 nm, respectively. Additional 
lattice-matched layers of n-InP (2x 1015 cmu3, 8, 30, and 
60 nm) and p+-InP (2~ 10” cme3, 30 nm), as well as 
lattice-mismatched undoped n-InGaP with a mole fraction 
of GaP (x=0.11) were grown. The thickness of the InGaP 
layers was 8 nm, which should be below the critical layer 
thickness for given lattice m ismatch. In order to study the 
influence of the layer thickness on the barrier enhance- 
ment, we have also grown one structure with an extended 
surface region, a structure with a 60-nm-thick InP/InGaP 
multiquantum well (10 periods of 3 nm InP and 3 nm 
InGaP ) . Finally, highly lattice-mismatched undoped 
n-GaAs layers with different thicknesses in the range from 
2 to 100 nm were also grown on top of the n-InGaAs. The 
B. Zinc diffusion in InGaAs 
It is known that zinc is a rapidly diffusing element in 
III-V materials. Impurity-induced disordering effects that 
may occur at heterointerfaces during the acceptor diffu- 
sion4’ can therefore negatively affect the properties of the 
prepared samples with p+-InGaAs surface layer, mainly 
when very thin and highly doped layers are needed for the 
effective barrier enhancement in device applications. How- 
ever, unintentional diffusion of acceptors during the 
growth should be 2-3 orders of magnitude slower than the 
intentional doping of InP by indiffusion. Recently, 
Wielsch, Ambree, and Gruska have studied the diffusion of 
Zn in InGaAs from the gas phase,” as well as across the 
InGaAs/InP and InPAnGaAs interfaces.‘2 They have ob- 
served that the diffusion from the p-InP top layer into the 
n-InGaAs has no measurable influence on the stability of 
the interface. Unfortunately, there are not published data 
about the solid diffusion from p-InGaAs into n-InGaAs, 
but we m ight assume a simiiar behavior. In order to con- 
trol this assumption, we have annealed part of the prepared 
structure with apf-InGaAs layer (1.5 x lOi cmu3, 8 nm) 
at 640 “C for 15 s (the T-t profile was the same as that of 
the 8-nm-thick pf layers). A sample with this thickness 
was chosen since variations of the barrier enhancement due 
to eventual broadening of thep+ region respond sensitively 
just in this region, as will be shown later. By comparison of 
the Schottky diode parameters obtained on annealed and 
unannealed structures, we have not observed differences in 
the evaluated values of n, #s, and JR. This is also in agree- 
ment with simple estimation using data of the diffusion 
coefficient of Zn in InGaAs from the gaseous phase.51 As- 
suming at least 100 times slower diffusion from the solid 
source, the calculated diffusion depth of Zn during the 
growth of 8-nm-thickp+ layer will be only xi=0.4 nm, i.e., 
less than the accuracy of the thickness determination. 
C. Schottky diode characterization 
The quasi-Schottky diodes were prepared by electron- 
beam evaporation of a barrier metal, followed by standard 
optical lithography and mesa etching procedures. Titanium 
was used in experiments reported here and evaporation 
was done on a room-temperature surface. For comparison 
platinum and aluminum were also used on some struo 
tures, but in contrast to the result on InAlAs (Ref. 53) we 
have not observed differences in the barrier height. Using a 
lift-off technique Schottky diodes with five different areas 
(squares with a side length of 10,25,50, 100, and 250 pm) 
were fabricated on all-prepared layer structures. After 
rapid thermal annealing for 10 s at a temperature of 320 “C 
(the usual sintering procedure for ohmic contacts) no deg- 
radation of the diode parameters was observed. Current- 
voltage characteristics at stabilized temperatures in the 
range from 10 to 100 “C were then measured by supplying 
a voltage to the diode with a programmable voltage source 
and measuring the current through the diode with an elec- 
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trometer in the range from lo-l2 to 10d2 A. Measure- 
ments at increased, as well as decreased, temperatures in 
the whole temperature range were still made, but no dif- 
ference between these two procedures were observed. All 
measurements were automated with a PC/AT microcom- 
puter. 
Schottky barrier diodes on low-doped n&K&As ex- 
hibit current transport over a potential barrier which can 
be described by the thermionic-emission equation34 
J=J,(exp[q( V--IR,)/nkT] -11, (5) 
where the saturation current density J, (current density 
extrapolated to zero bias) can be expressed as 
Js=A*T2 exp( -q&/kT). (6) 
Equations (5) and (6) can be used to evaluate the 
Schottky barrier height 45’. Here V is the bias voltage, I 
the total current, R, the series resistance, and A* the ef- 
fective Richardson constant (A+=504 A/cm2 K2 in 
n-InGaAs).3 The ideality factor n should be equal to one 
according to thermionic emission theory and if remarkable 
deviations occur then other mechanisms are responsible for 
the current transport, e.g., tunneling through the barrier, 
recombination in the space-charge region, etc.34; but, this is 
not the case for our structures as will be shown in the 
following section. 
Another approach to determine the Schottky barrier 
height used in this study is based on the thermal activation 
energy method,34 i.e., by measurement of 1-Y characteris- 
tics at different temperatures and using a plot of In(Jdp) 
as a function of the reciprocal temperature. The barrier 
height +kT is obtained from the slope of this dependence 
according to Eq. (6). 
In most prepared devices, the current values of differ- 
ent diodes on the same structure were found to scale with 
their area resulting in area-independent values of current 
density. For the evaluation of our data we have numeri- 
cally fitted the measured I-V characteristics in order to 
determine the ideality factor n, series resistance R, and 
barrier height #B 
IV. RESULTS AND DISCUSSIONS 
A. Schottky barrier enhancement by p+-InGaAs 
surface layers 
A series of quasi-Schottky diodes on n-InGaAs with 
counter-doped pf-InGaAs surface layers was prepared 
with the aim to study the influence of the surface layer 
thickness on the barrier enhancement. The thickness of the 
p+ layers was therefore varied in the range from 8 to 80 nm 
at constant dopant density, NA= 1.5 X 10” cmW3. Typical 
room-temperature 1-V characteristics of prepared quasi- 
Schottky diodes on n-InGaAs -with different p+ layer 
thicknesses are presented in Fig. 4. Schottky barrier 
heights &‘, together with other characteristic parameters 
of the prepared diodes, are summarized in Table I (pre- 
sented data are mean values of our measurements on sam- 
ples with different contact areas). From I-T measurements 
somewhat higher barrier heights #iT were obtained, but 
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FIG. 4. I-V characteristics of n-InGaAs quasi-Schottky diodes with 
pf-InGaAs surface layers of different thicknesses. 
with a similar dependence on the pf-layer thickness. 
Schottky diodes with a p+-layer thickness of only 8 nm 
exhibit high leakage currents and the barrier height is low, 
$B=0.26 eV. However, this is in agreement with the ex- 
pected barrier enhancement according to Eq. ( 1) . . The re- 
verse current decreases remarkably as the p+-layer thick- 
ness increases and on samples with p+-layer thicknesses of 
55 and 80 nm reverse current densities are only JR 
( 1 V) = 3 X lo-’ A/cm2. All 1-V characteristics of diodes 
with a p+-layer thicknesses d > 15 nm exhibit a linear por- 
tion in a log(l)-U plot at least in four orders of current. 
The ideality factor 12 is near unity with expected slow in- 
crease with the p+-layer thickness, n = 1.08 at d= 15 nm 
and 1.26 at 80 nm. The quasi-Schottky diodes with p’- 
layer thicknesses between 35 and 80 nm exhibit barrier 
heights in the range (X61-0.63 eV, i.e., they reach higher 
values than reported until now on n-InCaAs. Enhanced 
Schottky barriers are dependent on electric field and that 
might be a disadvantage for device applications of such 
structures. From our measurements it follows that this ef- 
fect is more apparent for higher barrier heights, but the 
maximal decrease of the barrier from zero to UR=2 V is 
only about 10%. 
TABLE I. Characteristic parameters of the quasi-Schottky diodes on 
n-InGaAs with counter-doped p+-InGaAs surface layers of different 
thicknesses and dopant densities. 
NAX lo-‘* JR (1 V)x103 
(cmm3) (Ah& n 
8 1.5 1000 
15 1.5 3 
20 1.5 0.8 
25 1.5 0.5 
35 1.5 0.1 
55 1.5 0.03 
80 1.5 0.03 
30 1.5 0.2 
30 4 0.03 
30 8 0.006 
60 8 0.0045 
. . . 0.26 
1.08 0.41 
1.12 0.56 
1.08 0.59 
1.16 0.61 
1.20 0.63 
1.26 0.63 
1.14 0.60 
1.17 0.63 
1.12 0.66 
1.15 0.68 
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FIG. 5. Schottky barrier height on n-InGaAs as a function of the thick- 
ness of the p+-InGaAs surface layer. 
In Fig. 5 the dependence of the effective barrier height 
on the p+-layer thickness, as determined by our experi- 
ments, is compared with theoretical dependencies accord- 
ing to the depletion and two-carrier models (NA=1.5 
x 10” cmm3). At lower thicknesses, d < 20 nm, the barrier 
enhancement depends on thickness almost quadratically, 
A&d’. At apf-layer thickness of 20 nm, our experimen- 
tally determined dependence of #B vs d starts to deviate 
remarkably from the depletion calculation using Eq. (1). 
On the other hand, it is in agreement with the two-carrier 
model, since the barrier height should begin to deviate 
from the depletion model at the certain “critical” barrier 
height @=CE, where C is a material constant, C-O.8 in 
Pt-InGaAs.36 From our experimental data it follows that 
C=O.75. With further increase of the pf-layer thickness 
the barrier enhancement becomes saturated and the 
Schottky barrier height reaches a value of about 0.63 eV. 
As follows from Fig. 5, our results are qualitatively in good 
agreement with the two-carrier model.36 From detailed 
analysis54 of Eglash et al. ‘sz4 results concerning the barrier 
enhancement on n-GaAs by counter-doped p+-GaAs lay- 
ers with different thicknesses a tendency of barrier height 
saturation for d > 30 nm can also be found. This can be 
expected because the measured barrier height of 1.12 eV 
for a 36.1-mn-thickp+-layer is higher than @=CE,- 1.06 
eV if C=O.75. 
In order to study the effect of the dopant density of the 
counter-doped pf layer on the Schottky barrier enhance- 
ment we have prepared diodes on n-InGaAs with three 
different acceptor densities in enhancement layers, NA 
= 1.3,4, and 8X 10” cm-3. Thep+-layer thickness was 30 
nm in all these structures, i.e., thickness in the saturated 
region of the $a vs d dependence was chosen. Character- 
istic parameters of these quasi-Schottky diodes on 
n-InGaAs are given in Table I. Extremely low reverse cur- 
rent density, JR( 1 V) =5.8X lo-’ A/cm’, an ideality fat- 
tor n= 1.12, and an effective Schottky barrier height of 
0.66 eV were achieved on structures with the p+-layer 
doped to NA=8X 10” cmd3. Theoretical dependencies of 
the 4s=f(NA) according to the depletion and the two- 
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FIG. 6. Schottky barrier height on n-InGaAs as a function of the dopant 
density of the pf-InGaAs surface layer. 
carrier models together with our experimental values of the 
effective barrier height are shown in Fig. 6. In spite of only 
three data points we can imagine the correlation of the 
experiment with the two-carrier model. If the p’-layer 
thickness is greater than 30 nm, only a small increase of the 
barrier height occurs at the same dopant density NA=8 
X 10” cmw3, as might be expected. Barrier heights of 0.68 
eV were measured on structures with 60-nm-thickp + lay- 
ers (Table I). 
B. Schottky barrier enhancement by heteroepitaxial 
growth of an InP, GaAs, or InGaP layers 
In view of the technological processes involved in prep- 
aration of barrier-enhanced highly doped p+-layers, some 
arguments can be found against the use of an acceptor in 
the surface layer, e.g., memory effects in the growth equip- 
ment might influence the ability to reproducibly grow pure 
and uncompensated layers. The heteroepitaxial growth of 
an undoped material with higher band gap is a good alter- 
native for this purpose. In the case of InGaAs, there are 
several different appropriate choices of materials. InP is the 
simplest candidate due to its lattice matching to InGaAs. 
According to Eqs. (3) and (4), higher-band-gap materials 
will be preferred, therefore InAlAs lattice matched to 
InGaAs (E,= 1.45 eV at xrnAs=0.52) is another possibility 
for barrier enhancement. Schottky barrier heights of $B 
=0.56-0.72 eV were measured on diodes prepared directly 
on n-InAlAs,5’ in comparison with 4B=0.48-0.55 eV mea- 
sured on n-InP.56 However, air oxidation of Al-rich mate- 
rials together with the presence of deep traps at the 
InAlAs/InGaAs interface57 might be an obstacle for de- 
vice preparation. Lattice-mismatched surface layers are the 
next category of materials for Schottky barrier enhance- 
ment. In the past, GaAs barrier-enhanced layers were 
grown on top of InGaAs,14’15 but due to the high lattice 
mismatch between these two materials (As/u= 3.7%) it 
might be difficult to prepare Schottky diodes with reason- 
able parameter from such structures. InGaP might be a 
good compromise because one can adjust both the bandgap 
and the lattice mismatch by changing the composition. 
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I- I I TABLE II. Characteristic parameters of quasi-Schottky diodes on n- 
InGaAs with InP and InGaP (x,*=0. 11) surface layers. 
Surface d JR (1 V)x103 
layer (nm) (A/cm*) n 
n-InP 8 80 1.04 0.42 0.38 
n-InP 30 8 1.12 0.48 0.49 
?I-InP 60 1 1.22 0.53 0.55 
pInP 30 0.03 -.. 0.66 ... 
n-InGaP 8 90 1.08 0.40 0.40 
n-InGaP 60a 3 1.26 0.50 0.51 
‘Multiple quantum well of 10 periods of 3 nm InP and 3 nm InGaP. 
However, one would have to consider the conditions of 
pseudomorphic growth. 
Characteristic parameters of prepared quasi-Schottky 
diodes on n-InGaAs with barrier-enhanced undoped n-InP 
surface layers are summarized in Table II. Typical I-T 
characteristics of these diodes with n-InP layer thicknesses 
of 8, 30, and 60 nm are shown in Fig. 7. Measured 
Schottky barrier heights 4,“” and 4,“’ are in good agree- 
ment. We observed that the barrier enhancement for the 
n-InP as a function of layer thickness is similar to the 
enhancement by counter-doped p + -1nGaAs layers and 
leads to barrier heights of 0.53-0.55 eV (Fig. 8). Higher 
barriers, as suggested by Eq. (2) for insulating enhance- 
ment layers, cannot be obtained although the n-InP layer is 
undoped and nearly intrinsic. Measured barrier heights can 
only roughly be compared with expected values using Eq. 
(4)) due to a wide spread in published values of the 
conduction-band discontinuity at the InPAnGaAs inter- 
face. Considering AE,=O.2@.36 eV,46 the enhanced bar- 
rier height should be in the range between 0.44 and 0.56 
eV. On the other hand, we can assume that with the in- 
crease of the n-InP layer thickness the barrier height 
should approach values measured directly on “thick” 
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ness of the n-InP and n-InGaAs (xo,,=O.ll) layers. 
n-InP. In this case our barrier heights of 0.53-0.55 eV are 
in agreement with barrier heights of 4,=0.48-0.55 eV re- 
ported on n-InP.56 
More efficient barrier enhancement on n-InGaAs 
should be obtained by p-type InP surface layers, since the 
barrier height will be enhanced simultaneously by 
conduction-band discontinuity at the InP/InGaAs inter- 
face and by band bending in the counter-doped pf-layer. 
We have observed this additional barrier enhancement on 
structures with 30-nm thick pf-InP surface layers. Instead 
of using undoped n-InP, a pf-InP surface layer with a 
dopant density NA =2 X 10” cmw3 was used and the effec- 
tive barrier height was increased from 0.48 to 0.66 eV (Ta- 
ble II). However, if we compare this result with the barrier 
height of 0.60 eV measured on samples with a p+-InGaAs 
enhancement layer of similar thickness and dopant density, 
respectively, one would expect a higher barrier-height en- 
hancement with a p+-InP layer due to the simultaneous 
contributions from the conduction-band discontinuity and 
the band bending. 
Another series of prepared quasi-Schottky diodes on 
n-InGaAs was with undoped n-GaAs surface layers of dif- 
ferent thicknesses in the range from 2 to 300 nm. In pub- 
lished works dealing with GaAs as a barrier-enhancement 
layer on n-InGaAs Schottky diodes’4~‘5*58 only reverse cur- 
rents of prepared diodes are given, without data about the 
barrier height. The n-GaAs thickness was in the range 
from 58 to 300 nm. Only Chakrabarti et al. 59 have reported 
forward current properties with an ideality factor n > 2 on 
structures with an extremely thick n-GaAs layer, d= 1 ,um. 
On structures with n-GaAs thicknesses of 10, 50, 100, and 
300 nm we have obtained similar results with decreased 
reverse current densities with increased layer thicknesses, 
e.g., JR( 1 V) = 10’ A/cm” for d= 10 nm and 5 x lo-” A/ 
cm2 for 300 nm. A good correlation is found between the 
reverse current densities and GaAs layer thicknesses using 
data from our experiments as well as from recent literature 
as is shown in Fig. 9 (dashed line). At the interface of a 
relaxed GaAs layer grown on an InGaAs layer a high 
number of edge dislocations and threading dislocations are 
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FIG. 9. Reverse current density of n-InGaAs quasidchottky diodes with 
n-GaAs surface layers of different thicknesses (0 : our data; f: Ref. 14; 
X: Ref. 58; 0: Ref. 59). 
created and with increased thickness of the GaAs layer the 
number of these defects decreases. The critical layer thick- 
ness for the pseudomorphic growth of GaAs on InGaAs is 
in the range of d,=2--6 nm, depending on the applied the- 
oq;43A4 therefore, we have grown structures with n-GaAs 
thicknesses of 2 and 4 nm. As an illustration the “best” I-V 
characteristics of structures with extremely thick, relaxed 
n-GaAs and pseudomorphic n-GaAs layers are shown in 
Fig. 10. We have observed a reduction of the current den- 
sity (Fig. 9), but due to the thin GaAs layer the barrier 
height is very low. On the other hand, it is in contradiction 
with results of Loualiche et aZ.,60 where the Schottky bar- 
rier on n-InP was enhanced from 0.43 to 0.80 eV with a 1.1 
nm GaP surface layer and the diodes exhibited ideal be- 
havior, n = 1.08. 
In order to use higher-band-gap material than InP to 
enhance the Schottky barrier on n-InGaAs and to over- 
10-2 , 1 c n-InGaAs I 
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FIG. 10. I-V characteristics of n-InGaAs quasidchottky diodes with 
n-GaAs surface layers of different thicknesses. 
come the problems connected with the application of high- 
lattice-mismatched GaAs, InGaP surface layers might be 
used. We can choose the composition and the thickness of 
InGaP to obtain optimal conditions for the preparation of 
a barrier-enhanced layer. We have used undoped n-InGaP 
with a mole fraction of x oap =O. 11 (the band-gap energy is 
the same as for GaAs) and with a thickness of 8 nm (the 
critical layer thickness is about 12 nm due to the lower 
lattice mismatch of InGaP than of GaAs on InGaAs) . The 
ideality factor on prepared diodes is n = 1.08 and the effec- 
tive barrier height of #B=0.40 eV was obtained from 1-V 
and I-T measurements. We have also prepared structures 
with an extended InGaP surface region in order to study 
the possibility of higher barrier enhancement by thicker 
surface layers, as it follows from our observations on struc- 
tures with n-InP surface layers. In order to overcome the 
limitation of the critical layer thickness, we grew 60-mn- 
thick multiquantum wells of InP/InGaP (10 periods of 3 
nm InP and 3 nm InGaP) on top of the n-InGaAs and 
obtained barrier heights of ~B=0.50-0.51 eV (Table II). 
According to these results, the barrier height obtained us- 
ing n-InGaP enhancement layers on n-InGaAs is practi- 
cally the same as using n-InP surface layers, probably be- 
cause of small differences between InP and InGaP (x&r 
=O. 11) band-gap energies. 
V. CONCLUSIONS 
We have studied the Schottky barrier enhancement on 
n-InGaAs structures with thin surface layers of different 
compositions. Counter-doped p+-InGaAs layers, as well as 
layers of n-type and p-type InP, n-GaAs, and n-InGaP 
(%aP = 0.11) of different thicknesses and dopant densities, 
respectively, were used to enhance the Schottky barrier. 
The results obtained can be summarized as follows. 
The barrier height enhancement by band bending due 
to space charge in the counter-doped pf-InGaAs surface 
layers increases with the layer thickness and the dopant 
density, respectively; but, in contradiction to the depletion- 
layer model, a saturation of the barrier height at higher 
thicknesses and dopant densities is observed. From the 
comparison of obtained results with present theoretical 
models of the barrier enhancement it follows that the #B vs 
d and #B vs NA dependencies are in agreement with the 
two-carrier calculation. Schottky diodes with extremely 
low reverse current densities, JR( 1 V) =4.5 X 10d6 A/cm2, 
and with barrier heights up to 0.68 eV can be obtained, i.e., 
they reach higher barriers than reported until now on n- 
InGaAs. 
Schottky barrier enhancement on n-InGaAs by 
conduction-band discontinuity at the heterointerface on 
InP surface layer is the simplest alternative due to its lat- 
tice matching to InGaAs, as we have observed using an 
undoped n-InP surface layer grown on top of the 
n-InGaAs that the barrier height increases with the 
n-InP thickness up to 0.53-0.55 eV, i.e., up to barrier 
heights reported directly on n-InP. Additional barrier 
height enhancement can be achieved by counterdoping of 
the surface layer, and barrier heights of 0.66 eV have been 
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obtained on n-InGaAs with 30-nm-thick p-InP layers 
doped to iVA=2X 10’” cmB3. 
On n-InGaAs Schottky diodes with barrier-enhanced 
surface layers of highly lattice-mismatched n-GaAs a re- 
markable decrease of the reverse current density is ob- 
served if the layer thickness is reduced to the critical thick- 
ness for the pseudomorphic growth, but due to the small 
n-GaAs thickness, the barrier enhancement is low. On 
structures with thick, relaxed n-GaAs layers grown on top 
of the n-InGaAs, the measured I-V characteristics are 
nonideal due to the high number of defects created at the 
interface. On the basis of these results, it follows that GaAs 
surface layers are not suitable for barrier enhancement on 
n-InGaAs. 
The barrier height enhancement of slightly lattice- 
mismatched n-InGaP surface layers grown on top of the 
n-InGaAs is similar to that for n-InP enhancement layers 
for the given thicknesses, but in this case it is a limitation 
in the layer thickness due to the lattice mismatch between 
InGaAs and InGaP layers. 
In conclusion, we have demonstrated that, by using 
p-InGaAs, n- and p-1nP;and n-InGaP layers, the effective 
barrier height on n-InGaAs can be adjusted depending on 
the thickness and the dopant density of the surface layers 
in the region from &=0.2 eV up to 0.68 eV. In such a 
way, electrical and materials engineers can make Schottky 
diodes and gates of field-effect transistors and control the 
barrier height on n-InGaAs. 
‘K. Kajiyama, Y. Mizushita, and S. Sakata, Appl. Phys. L&t. 23, 458 
(1973). 
‘H. Tamura, A. Yoshida S. Muto, and S. Hasuo, Jpn. J. Appl. Phys. 26, 
L7 (1987). 
3U. Kunze and W. Kowalsky, J. Appl. Phys. 63, 1597 (1988). 
‘J. L. Veteran, D. P. Mullin, and D. I. Elder, Thin Solid Films 97, 187 
(1982). 
‘L. Malackfr, P. Kordox, and J. Novak, Solid-State Electron. 33, 273 
(1990). 
%. Y. Chen, A. Y. Cho, K. Y. Cheng, and P. A. Garbinski, Appl. Phys. 
Lett. 40, 401 (1982). 
‘J. H. Kim, S. S. Li, and L. Figueroa, Electron. Lett. 24, 687 (1988). 
‘5. H. Kim, S. S. Li, L. Figueroa, T. F. Carruthers, and R. S. Wagner, J. 
Appl. Phys. 64, 6536 (1988). 
sD. V. Morgan and J. Frey, Electron. Lett. 14, 737 (1978). 
“W K. Chan, H. M. Cox, J. H. Abeles, and S. P. Kelty, Electron. Lett. 
23; 1346 (1987). 
“K C. Hwang, S. S. Li, C. Park, and T. J. Anderson, J. Appl. Phys. 67, 
6571 (1990). 
“D. Kuhl, F. Hieronymi, E. M. Biittcher, T. Wolf, A. Krost, and D. 
Bimberg, Electron. Lett. 26, 2107 (1990). 
I3 W. P. Hong, G. K. Chang, and R. Bhat, IEEE Trans. Electron Devices 
ED-36, 659 (1989). 
“C. Y. Chen, S. N. G. Chu, and A. Y. Cho, Appi. Phys. Lett. 46, 1145 
(1985). 
“C Y. Chen, A. Y. Cho, and P. A. Garbinski, IEEE Electron Device 
Lit. EDL-6, 20 (1985). 
“T. Kikuchi, H. Ohno, and H. Hasegawa, Electron. Lett. 24, 1208 
(1988). 
“J. B. D. Soole, H. Schumacher, H. P. LeBlanc, R. Bhat, and M. A. 
Koza, Appl. Phys. Lett. 55, 729 (1989). 
“A. Hosseini Terani, D. Decoster, J. P. Vilcot, and M. Razeghi, J. Appl. 
Phys. 64, 2215 (1988). 
“P. Kordox, J. Novak, 0. Kayser, and K. Heime, Phys. Status Solidi (A) 
127, K25 (1991). 
“P Kordoy* M. Marso, R. Meyer, and H. Liith, Electron. Lett. 27, 1759 
(i991). 
21J. M. Shannon, Appl. Phys. Lett. 25, 75 (1974). 
*‘J. M. Shannon, Appl. Phys. Lett. 24, 369 (1974). 
23G. Lubber%, B. C. Burkey, H. K. Biicher, and E. L. Wolf, J. Appi. 
Phys. 45, 2180 (1974). 
“S. J. Eglash, S. Pan, D. MO, W. E. Spicer, and D. M. Collins, Jpn. J. 
Appl. Phys. 22, Suppl. 22-1, 431 (1983). 
%. J. Eglash, N. Newman, S. Pan, D. MO, K. She&, W. E. Spicer, F. A. 
Ponce, and D. M. Collins, J. Appl. Phys. 61, 5159 (1987). 
26W. E. Stanchina, M. D. Clark, K. V. Vaidyanathan, and R. A. Jullens, 
J. Electrochem. Sot. 134, 967 (1987). 
27G. P. Schwartz, G. J. Gualtieri, and W. A. Bonner, J. Electrochem. Sot. 
133, 1021 (1986). 
‘*L. G. Shantharama, H. Schumacher, H. P. Leblanc, R. Esagui, R. Bhat, 
and M. Koza, Electron. Lett. 26, 1127 (1990). 
2g J M. Shannon, Solid-State Electron. 19, 537 (1976). 
30A. Van der Ziel, Solid-State Electron. 20, 269 (1977). 
3’S. S. Li, Solid-State Electron. 21, 435 (1978). 
32S. B. Roy and A. N. Daw, Solid-State Electron. 23, 949 (1980). 
33P. S. Rao and S. K. Sharma, Solid-State Electron. 25, 959 (1982). 
34S. M. Sze, Physics of Semiconductor Devices (Wiley, New York, 1981), 
Chap. 5. 
35S. B. Roy and A. N. Daw, Solid-State Electron. 25, 169 (1982). 
36G. P. Schwartz and G. J. Gualtieri, J. Electrochem. Sot. 133, 1266 
(1986). 
“D. V. Morgan and J. Frey, Phys. Stat. Sol. (A) 51, K29 (1979). 
3*T. J. Licata, M. T. Schmidt, D. V. Podlesnik, V. Liberman, and R. M. 
Osgood, Jr., J. Electron. Mater. 19, 1239 (1990). 
3gS. Loualiche, H. L. Haridon, A. LeCorre, D. Lecrosnier, M. Salvi, and 
P. N. Favennec, Appl. Phys. L&t. 52, 540 (1988). 
“H. T. Yang, Y. D. Shen, D. Edwall, D. L. Miller, and J. S. Harris, Jr., 
IEEE Trans. Electron Devices ED-27, 851 (1980). 
41P Kordox, G. L. Pearson, and M. B. Panish, J. Appl. Phys. JO, 399 
(i979). 
42J. C. Costa, T. J. Miller, F. Williamson, and M. I. Nathan, J. Appl. 
Phys. 70, 2173 (1991). 
43J. M. Matthews and A. E. Blakeslee, J. Cryst. Growth 27, 118 (1974). 
44R. People and J. C. Bean, Appl. Phys. Lett. 47, 322 (1985). 
45W. E. Spicer, N. Newman, C. J. Spindt, Z. Lilienta-Weber, and E. R. 
Weber, J. Vat. Sci. Technol. A 8, 2084 (1990). 
46J. D. Lambkin, in Properties oflndium-Phosphide (INSPEC, The In- 
stitute of Electrical Engineering, London, 1991), p. 318. 
47M. Eizenberg, M. Heiblum, M. I. Nathan, N. Braslau, and P, M. 
Mooney, J. Appl. Phys. 61, 1516 (1987). 
48H. Hardtdegen, R. Meyer, H. Loken-Larson, J. Appenzeller, Th. 
Schiipers, and H. Liith, J. Cryst. Growth 116, 521 (1992). 
4gS. Yu, T. Y. Tan, and U. Giisele, J. Appl. Phys. 69, 3547 (1991). 
“M. Glade, J. Herget, D. Griitzmacher, K. Masseli, and P. Balk, J. 
Cryst. Growth 108, 449 (1991). 
51U. Wielsch, P. Ambrte, and B. Gruska, Semicond. Sci. Technol. 5, 923 
(1990). 
52P. AmbrCe, A. Hangleiter, M. H. Pilkuhn, and K. Wandel, Appl. Phys. 
Lett. 56, 931 (1990). 
53N. Harada, S. Kuroda, T. Katakami, and K. Hikosaka, in Proceedings 
oj’ the International Conference on Indium Phosphide and Related Ma- 
terials (IEEE/LEOS, New York, 1991), p. 377. 
“The barrier height of I$~= 1.2 eV on the sample with d=36.1 nm and 
N.d= 1 X lo’* cmw3 (Fig. 4 in Ref. 25) is in the authors’ earlier paper 
given as $B= 1.12 eV (Table I in Ref. 24). 
55L P Sadwick, C. W. Kim, K. L. Tan, and D. C. Streit, IEEE Electron . . 
Device Lett. EDL-12, 626 (1991). 
56C. Gaonach, S. Casette, M. A. Di Forte-Poisson, C. Brylinski, M. 
Champagne, and A. Tardella, Semicond. Sci. Technol. 5, 322 (1990). 
“W P Hong, J. E. Oh, K. Pallab, P. K. Bhattacharya, and T. E. Tiwald, . . 
IEEE Trans. Electron Devices ED-35, 1585 (1988). 
‘s J. Selders (unpublished). 
s9U K Chakrabarti, W. S. Hobson, V. Swaminathan, S. J. Pearton, S. . . 
Nakahara, M. Lamont Schnoes, and P. M. Thomas, Proc. SPIE 1144, 
69 (1989). 
‘?S. Loualiche, A. Ginudi, A. LeCorre, D. Lecrosnier, C. Vaundry, L. 
Henry, and C. Guillemot, Appl. Phys. Lett. 55, 2099 (1989). 
2355 J. Appl. Phys., Vol. 72, No. 6, 15 September 1992 Kordo?i ef a/. 2355 

